Setting up the Cortex-M3/4 (ARMv7-M) Memory Protection Unit (MPU)
An optional part of the ARMv7-M architecture is the support of a Memory Protection Unit (MPU). This is a fairly simplistic device (compared to a fully blow Memory Management Unit (MMU) as found on the Cortex-A family), but if available can be programmed to help capture illegal or dangerous memory accesses.
When first looking at programming the MPU it may seem rather daunting, but in reality it is very straightforward. The added benefit of the ARMv7-M family is the well-defined memory […]
Copy and paste this URL into your WordPress site to embed
Copy and paste this code into your site to embed